mirror of
https://github.com/MarlinFirmware/Marlin.git
synced 2024-11-30 15:26:18 +00:00
630 lines
24 KiB
C
630 lines
24 KiB
C
/**************************************************************************//**
|
|
* @file system_LPC17xx.c
|
|
* @brief CMSIS Cortex-M3 Device System Source File for
|
|
* NXP LPC17xx Device Series
|
|
* @version V1.11
|
|
* @date 21. June 2011
|
|
*
|
|
* @note
|
|
* Copyright (C) 2009-2011 ARM Limited. All rights reserved.
|
|
*
|
|
* @par
|
|
* ARM Limited (ARM) is supplying this software for use with Cortex-M
|
|
* processor based microcontrollers. This file can be freely distributed
|
|
* within development tools that are supporting such ARM based processors.
|
|
*
|
|
* @par
|
|
* THIS SOFTWARE IS PROVIDED "AS IS". NO WARRANTIES, WHETHER EXPRESS, IMPLIED
|
|
* OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
|
|
* MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
|
|
* ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
|
|
* CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
|
|
*
|
|
******************************************************************************/
|
|
|
|
|
|
#include <stdint.h>
|
|
#include "LPC17xx.h"
|
|
|
|
|
|
/** @addtogroup LPC17xx_System
|
|
* @{
|
|
*/
|
|
|
|
/*
|
|
//-------- <<< Use Configuration Wizard in Context Menu >>> ------------------
|
|
*/
|
|
|
|
/*--------------------- Clock Configuration ----------------------------------
|
|
//
|
|
// <e> Clock Configuration
|
|
// <h> System Controls and Status Register (SCS)
|
|
// <o1.4> OSCRANGE: Main Oscillator Range Select
|
|
// <0=> 1 MHz to 20 MHz
|
|
// <1=> 15 MHz to 25 MHz
|
|
// <e1.5> OSCEN: Main Oscillator Enable
|
|
// </e>
|
|
// </h>
|
|
//
|
|
// <h> Clock Source Select Register (CLKSRCSEL)
|
|
// <o2.0..1> CLKSRC: PLL Clock Source Selection
|
|
// <0=> Internal RC oscillator
|
|
// <1=> Main oscillator
|
|
// <2=> RTC oscillator
|
|
// </h>
|
|
//
|
|
// <e3> PLL0 Configuration (Main PLL)
|
|
// <h> PLL0 Configuration Register (PLL0CFG)
|
|
// <i> F_cco0 = (2 * M * F_in) / N
|
|
// <i> F_in must be in the range of 32 kHz to 50 MHz
|
|
// <i> F_cco0 must be in the range of 275 MHz to 550 MHz
|
|
// <o4.0..14> MSEL: PLL Multiplier Selection
|
|
// <6-32768><#-1>
|
|
// <i> M Value
|
|
// <o4.16..23> NSEL: PLL Divider Selection
|
|
// <1-256><#-1>
|
|
// <i> N Value
|
|
// </h>
|
|
// </e>
|
|
//
|
|
// <e5> PLL1 Configuration (USB PLL)
|
|
// <h> PLL1 Configuration Register (PLL1CFG)
|
|
// <i> F_usb = M * F_osc or F_usb = F_cco1 / (2 * P)
|
|
// <i> F_cco1 = F_osc * M * 2 * P
|
|
// <i> F_cco1 must be in the range of 156 MHz to 320 MHz
|
|
// <o6.0..4> MSEL: PLL Multiplier Selection
|
|
// <1-32><#-1>
|
|
// <i> M Value (for USB maximum value is 4)
|
|
// <o6.5..6> PSEL: PLL Divider Selection
|
|
// <0=> 1
|
|
// <1=> 2
|
|
// <2=> 4
|
|
// <3=> 8
|
|
// <i> P Value
|
|
// </h>
|
|
// </e>
|
|
//
|
|
// <h> CPU Clock Configuration Register (CCLKCFG)
|
|
// <o7.0..7> CCLKSEL: Divide Value for CPU Clock from PLL0
|
|
// <1-256><#-1>
|
|
// </h>
|
|
//
|
|
// <h> USB Clock Configuration Register (USBCLKCFG)
|
|
// <o8.0..3> USBSEL: Divide Value for USB Clock from PLL0
|
|
// <0-15>
|
|
// <i> Divide is USBSEL + 1
|
|
// </h>
|
|
//
|
|
// <h> Peripheral Clock Selection Register 0 (PCLKSEL0)
|
|
// <o9.0..1> PCLK_WDT: Peripheral Clock Selection for WDT
|
|
// <0=> Pclk = Cclk / 4
|
|
// <1=> Pclk = Cclk
|
|
// <2=> Pclk = Cclk / 2
|
|
// <3=> Pclk = Hclk / 8
|
|
// <o9.2..3> PCLK_TIMER0: Peripheral Clock Selection for TIMER0
|
|
// <0=> Pclk = Cclk / 4
|
|
// <1=> Pclk = Cclk
|
|
// <2=> Pclk = Cclk / 2
|
|
// <3=> Pclk = Hclk / 8
|
|
// <o9.4..5> PCLK_TIMER1: Peripheral Clock Selection for TIMER1
|
|
// <0=> Pclk = Cclk / 4
|
|
// <1=> Pclk = Cclk
|
|
// <2=> Pclk = Cclk / 2
|
|
// <3=> Pclk = Hclk / 8
|
|
// <o9.6..7> PCLK_UART0: Peripheral Clock Selection for UART0
|
|
// <0=> Pclk = Cclk / 4
|
|
// <1=> Pclk = Cclk
|
|
// <2=> Pclk = Cclk / 2
|
|
// <3=> Pclk = Hclk / 8
|
|
// <o9.8..9> PCLK_UART1: Peripheral Clock Selection for UART1
|
|
// <0=> Pclk = Cclk / 4
|
|
// <1=> Pclk = Cclk
|
|
// <2=> Pclk = Cclk / 2
|
|
// <3=> Pclk = Hclk / 8
|
|
// <o9.12..13> PCLK_PWM1: Peripheral Clock Selection for PWM1
|
|
// <0=> Pclk = Cclk / 4
|
|
// <1=> Pclk = Cclk
|
|
// <2=> Pclk = Cclk / 2
|
|
// <3=> Pclk = Hclk / 8
|
|
// <o9.14..15> PCLK_I2C0: Peripheral Clock Selection for I2C0
|
|
// <0=> Pclk = Cclk / 4
|
|
// <1=> Pclk = Cclk
|
|
// <2=> Pclk = Cclk / 2
|
|
// <3=> Pclk = Hclk / 8
|
|
// <o9.16..17> PCLK_SPI: Peripheral Clock Selection for SPI
|
|
// <0=> Pclk = Cclk / 4
|
|
// <1=> Pclk = Cclk
|
|
// <2=> Pclk = Cclk / 2
|
|
// <3=> Pclk = Hclk / 8
|
|
// <o9.20..21> PCLK_SSP1: Peripheral Clock Selection for SSP1
|
|
// <0=> Pclk = Cclk / 4
|
|
// <1=> Pclk = Cclk
|
|
// <2=> Pclk = Cclk / 2
|
|
// <3=> Pclk = Hclk / 8
|
|
// <o9.22..23> PCLK_DAC: Peripheral Clock Selection for DAC
|
|
// <0=> Pclk = Cclk / 4
|
|
// <1=> Pclk = Cclk
|
|
// <2=> Pclk = Cclk / 2
|
|
// <3=> Pclk = Hclk / 8
|
|
// <o9.24..25> PCLK_ADC: Peripheral Clock Selection for ADC
|
|
// <0=> Pclk = Cclk / 4
|
|
// <1=> Pclk = Cclk
|
|
// <2=> Pclk = Cclk / 2
|
|
// <3=> Pclk = Hclk / 8
|
|
// <o9.26..27> PCLK_CAN1: Peripheral Clock Selection for CAN1
|
|
// <0=> Pclk = Cclk / 4
|
|
// <1=> Pclk = Cclk
|
|
// <2=> Pclk = Cclk / 2
|
|
// <3=> Pclk = Hclk / 6
|
|
// <o9.28..29> PCLK_CAN2: Peripheral Clock Selection for CAN2
|
|
// <0=> Pclk = Cclk / 4
|
|
// <1=> Pclk = Cclk
|
|
// <2=> Pclk = Cclk / 2
|
|
// <3=> Pclk = Hclk / 6
|
|
// <o9.30..31> PCLK_ACF: Peripheral Clock Selection for ACF
|
|
// <0=> Pclk = Cclk / 4
|
|
// <1=> Pclk = Cclk
|
|
// <2=> Pclk = Cclk / 2
|
|
// <3=> Pclk = Hclk / 6
|
|
// </h>
|
|
//
|
|
// <h> Peripheral Clock Selection Register 1 (PCLKSEL1)
|
|
// <o10.0..1> PCLK_QEI: Peripheral Clock Selection for the Quadrature Encoder Interface
|
|
// <0=> Pclk = Cclk / 4
|
|
// <1=> Pclk = Cclk
|
|
// <2=> Pclk = Cclk / 2
|
|
// <3=> Pclk = Hclk / 8
|
|
// <o10.2..3> PCLK_GPIO: Peripheral Clock Selection for GPIOs
|
|
// <0=> Pclk = Cclk / 4
|
|
// <1=> Pclk = Cclk
|
|
// <2=> Pclk = Cclk / 2
|
|
// <3=> Pclk = Hclk / 8
|
|
// <o10.4..5> PCLK_PCB: Peripheral Clock Selection for the Pin Connect Block
|
|
// <0=> Pclk = Cclk / 4
|
|
// <1=> Pclk = Cclk
|
|
// <2=> Pclk = Cclk / 2
|
|
// <3=> Pclk = Hclk / 8
|
|
// <o10.6..7> PCLK_I2C1: Peripheral Clock Selection for I2C1
|
|
// <0=> Pclk = Cclk / 4
|
|
// <1=> Pclk = Cclk
|
|
// <2=> Pclk = Cclk / 2
|
|
// <3=> Pclk = Hclk / 8
|
|
// <o10.10..11> PCLK_SSP0: Peripheral Clock Selection for SSP0
|
|
// <0=> Pclk = Cclk / 4
|
|
// <1=> Pclk = Cclk
|
|
// <2=> Pclk = Cclk / 2
|
|
// <3=> Pclk = Hclk / 8
|
|
// <o10.12..13> PCLK_TIMER2: Peripheral Clock Selection for TIMER2
|
|
// <0=> Pclk = Cclk / 4
|
|
// <1=> Pclk = Cclk
|
|
// <2=> Pclk = Cclk / 2
|
|
// <3=> Pclk = Hclk / 8
|
|
// <o10.14..15> PCLK_TIMER3: Peripheral Clock Selection for TIMER3
|
|
// <0=> Pclk = Cclk / 4
|
|
// <1=> Pclk = Cclk
|
|
// <2=> Pclk = Cclk / 2
|
|
// <3=> Pclk = Hclk / 8
|
|
// <o10.16..17> PCLK_UART2: Peripheral Clock Selection for UART2
|
|
// <0=> Pclk = Cclk / 4
|
|
// <1=> Pclk = Cclk
|
|
// <2=> Pclk = Cclk / 2
|
|
// <3=> Pclk = Hclk / 8
|
|
// <o10.18..19> PCLK_UART3: Peripheral Clock Selection for UART3
|
|
// <0=> Pclk = Cclk / 4
|
|
// <1=> Pclk = Cclk
|
|
// <2=> Pclk = Cclk / 2
|
|
// <3=> Pclk = Hclk / 8
|
|
// <o10.20..21> PCLK_I2C2: Peripheral Clock Selection for I2C2
|
|
// <0=> Pclk = Cclk / 4
|
|
// <1=> Pclk = Cclk
|
|
// <2=> Pclk = Cclk / 2
|
|
// <3=> Pclk = Hclk / 8
|
|
// <o10.22..23> PCLK_I2S: Peripheral Clock Selection for I2S
|
|
// <0=> Pclk = Cclk / 4
|
|
// <1=> Pclk = Cclk
|
|
// <2=> Pclk = Cclk / 2
|
|
// <3=> Pclk = Hclk / 8
|
|
// <o10.26..27> PCLK_RIT: Peripheral Clock Selection for the Repetitive Interrupt Timer
|
|
// <0=> Pclk = Cclk / 4
|
|
// <1=> Pclk = Cclk
|
|
// <2=> Pclk = Cclk / 2
|
|
// <3=> Pclk = Hclk / 8
|
|
// <o10.28..29> PCLK_SYSCON: Peripheral Clock Selection for the System Control Block
|
|
// <0=> Pclk = Cclk / 4
|
|
// <1=> Pclk = Cclk
|
|
// <2=> Pclk = Cclk / 2
|
|
// <3=> Pclk = Hclk / 8
|
|
// <o10.30..31> PCLK_MC: Peripheral Clock Selection for the Motor Control PWM
|
|
// <0=> Pclk = Cclk / 4
|
|
// <1=> Pclk = Cclk
|
|
// <2=> Pclk = Cclk / 2
|
|
// <3=> Pclk = Hclk / 8
|
|
// </h>
|
|
//
|
|
// <h> Power Control for Peripherals Register (PCONP)
|
|
// <o11.1> PCTIM0: Timer/Counter 0 power/clock enable
|
|
// <o11.2> PCTIM1: Timer/Counter 1 power/clock enable
|
|
// <o11.3> PCUART0: UART 0 power/clock enable
|
|
// <o11.4> PCUART1: UART 1 power/clock enable
|
|
// <o11.6> PCPWM1: PWM 1 power/clock enable
|
|
// <o11.7> PCI2C0: I2C interface 0 power/clock enable
|
|
// <o11.8> PCSPI: SPI interface power/clock enable
|
|
// <o11.9> PCRTC: RTC power/clock enable
|
|
// <o11.10> PCSSP1: SSP interface 1 power/clock enable
|
|
// <o11.12> PCAD: A/D converter power/clock enable
|
|
// <o11.13> PCCAN1: CAN controller 1 power/clock enable
|
|
// <o11.14> PCCAN2: CAN controller 2 power/clock enable
|
|
// <o11.15> PCGPIO: GPIOs power/clock enable
|
|
// <o11.16> PCRIT: Repetitive interrupt timer power/clock enable
|
|
// <o11.17> PCMC: Motor control PWM power/clock enable
|
|
// <o11.18> PCQEI: Quadrature encoder interface power/clock enable
|
|
// <o11.19> PCI2C1: I2C interface 1 power/clock enable
|
|
// <o11.21> PCSSP0: SSP interface 0 power/clock enable
|
|
// <o11.22> PCTIM2: Timer 2 power/clock enable
|
|
// <o11.23> PCTIM3: Timer 3 power/clock enable
|
|
// <o11.24> PCUART2: UART 2 power/clock enable
|
|
// <o11.25> PCUART3: UART 3 power/clock enable
|
|
// <o11.26> PCI2C2: I2C interface 2 power/clock enable
|
|
// <o11.27> PCI2S: I2S interface power/clock enable
|
|
// <o11.29> PCGPDMA: GP DMA function power/clock enable
|
|
// <o11.30> PCENET: Ethernet block power/clock enable
|
|
// <o11.31> PCUSB: USB interface power/clock enable
|
|
// </h>
|
|
//
|
|
// <h> Clock Output Configuration Register (CLKOUTCFG)
|
|
// <o12.0..3> CLKOUTSEL: Selects clock source for CLKOUT
|
|
// <0=> CPU clock
|
|
// <1=> Main oscillator
|
|
// <2=> Internal RC oscillator
|
|
// <3=> USB clock
|
|
// <4=> RTC oscillator
|
|
// <o12.4..7> CLKOUTDIV: Selects clock divider for CLKOUT
|
|
// <1-16><#-1>
|
|
// <o12.8> CLKOUT_EN: CLKOUT enable control
|
|
// </h>
|
|
//
|
|
// </e>
|
|
*/
|
|
|
|
|
|
|
|
/** @addtogroup LPC17xx_System_Defines LPC17xx System Defines
|
|
@{
|
|
*/
|
|
|
|
#define CLOCK_SETUP 1
|
|
#define SCS_Val 0x00000020
|
|
#define CLKSRCSEL_Val 0x00000001
|
|
#define PLL0_SETUP 1 // WARNING: NOT USED, see SystemInit() below
|
|
|
|
# define PLL0CFG_Val 0x0000000B // WARNING: NOT USED, see SystemInit() below
|
|
# define PLL1_SETUP 0 // WARNING: NOT USED, see SystemInit() below
|
|
# define PLL1CFG_Val 0x00000000 // WARNING: NOT USED, see SystemInit() below
|
|
# define CCLKCFG_Val 0x00000002 // WARNING: NOT USED, see SystemInit() below
|
|
# define USBCLKCFG_Val 0x00000005 // WARNING: NOT USED, see SystemInit() below
|
|
|
|
#define PCLKSEL0_Val 0x00000000
|
|
#define PCLKSEL1_Val 0x00000000
|
|
#define PCONP_Val 0x042887DE
|
|
#define CLKOUTCFG_Val 0x00000000
|
|
|
|
|
|
/*--------------------- Flash Accelerator Configuration ----------------------
|
|
//
|
|
// <e> Flash Accelerator Configuration
|
|
// <o1.12..15> FLASHTIM: Flash Access Time
|
|
// <0=> 1 CPU clock (for CPU clock up to 20 MHz)
|
|
// <1=> 2 CPU clocks (for CPU clock up to 40 MHz)
|
|
// <2=> 3 CPU clocks (for CPU clock up to 60 MHz)
|
|
// <3=> 4 CPU clocks (for CPU clock up to 80 MHz)
|
|
// <4=> 5 CPU clocks (for CPU clock up to 100 MHz)
|
|
// <5=> 6 CPU clocks (for any CPU clock)
|
|
// </e>
|
|
*/
|
|
#define FLASH_SETUP 1
|
|
#define FLASHCFG_Val 0x0000303A
|
|
|
|
/*
|
|
//-------- <<< end of configuration section >>> ------------------------------
|
|
*/
|
|
|
|
/*----------------------------------------------------------------------------
|
|
Check the register settings
|
|
*----------------------------------------------------------------------------*/
|
|
#define CHECK_RANGE(val, min, max) ((val < min) || (val > max))
|
|
#define CHECK_RSVD(val, mask) (val & mask)
|
|
|
|
/* Clock Configuration -------------------------------------------------------*/
|
|
#if (CHECK_RSVD((SCS_Val), ~0x00000030))
|
|
#error "SCS: Invalid values of reserved bits!"
|
|
#endif
|
|
|
|
#if (CHECK_RANGE((CLKSRCSEL_Val), 0, 2))
|
|
#error "CLKSRCSEL: Value out of range!"
|
|
#endif
|
|
|
|
#if (CHECK_RSVD((PLL0CFG_Val), ~0x00FF7FFF))
|
|
#error "PLL0CFG: Invalid values of reserved bits!"
|
|
#endif
|
|
|
|
#if (CHECK_RSVD((PLL1CFG_Val), ~0x0000007F))
|
|
#error "PLL1CFG: Invalid values of reserved bits!"
|
|
#endif
|
|
|
|
#if (PLL0_SETUP) /* if PLL0 is used */
|
|
#if (CCLKCFG_Val < 2) /* CCLKSEL must be greater then 1 */
|
|
#error "CCLKCFG: CCLKSEL must be greater then 1 if PLL0 is used!"
|
|
#endif
|
|
#endif
|
|
|
|
#if (CHECK_RANGE((CCLKCFG_Val), 2, 255))
|
|
#error "CCLKCFG: Value out of range!"
|
|
#endif
|
|
|
|
#if (CHECK_RSVD((USBCLKCFG_Val), ~0x0000000F))
|
|
#error "USBCLKCFG: Invalid values of reserved bits!"
|
|
#endif
|
|
|
|
#if (CHECK_RSVD((PCLKSEL0_Val), 0x000C0C00))
|
|
#error "PCLKSEL0: Invalid values of reserved bits!"
|
|
#endif
|
|
|
|
#if (CHECK_RSVD((PCLKSEL1_Val), 0x03000300))
|
|
#error "PCLKSEL1: Invalid values of reserved bits!"
|
|
#endif
|
|
|
|
#if (CHECK_RSVD((PCONP_Val), 0x10100821))
|
|
#error "PCONP: Invalid values of reserved bits!"
|
|
#endif
|
|
|
|
#if (CHECK_RSVD((CLKOUTCFG_Val), ~0x000001FF))
|
|
#error "CLKOUTCFG: Invalid values of reserved bits!"
|
|
#endif
|
|
|
|
/* Flash Accelerator Configuration -------------------------------------------*/
|
|
#if (CHECK_RSVD((FLASHCFG_Val), ~0x0000F07F))
|
|
#error "FLASHCFG: Invalid values of reserved bits!"
|
|
#endif
|
|
|
|
|
|
/*----------------------------------------------------------------------------
|
|
DEFINES
|
|
*----------------------------------------------------------------------------*/
|
|
|
|
/*----------------------------------------------------------------------------
|
|
Define clocks
|
|
*----------------------------------------------------------------------------*/
|
|
#define XTAL (12000000UL) /* Oscillator frequency */
|
|
#define OSC_CLK ( XTAL) /* Main oscillator frequency */
|
|
#define RTC_CLK ( 32000UL) /* RTC oscillator frequency */
|
|
#define IRC_OSC ( 4000000UL) /* Internal RC oscillator frequency */
|
|
|
|
|
|
/* F_cco0 = (2 * M * F_in) / N */
|
|
#define __M (((PLL0CFG_Val ) & 0x7FFF) + 1)
|
|
#define __N (((PLL0CFG_Val >> 16) & 0x00FF) + 1)
|
|
#define __FCCO(__F_IN) ((2ULL * __M * __F_IN) / __N)
|
|
#define __CCLK_DIV (((CCLKCFG_Val ) & 0x00FF) + 1)
|
|
|
|
/* Determine core clock frequency according to settings */
|
|
#if (PLL0_SETUP)
|
|
#if ((CLKSRCSEL_Val & 0x03) == 1)
|
|
#define __CORE_CLK (__FCCO(OSC_CLK) / __CCLK_DIV)
|
|
#elif ((CLKSRCSEL_Val & 0x03) == 2)
|
|
#define __CORE_CLK (__FCCO(RTC_CLK) / __CCLK_DIV)
|
|
#else
|
|
#define __CORE_CLK (__FCCO(IRC_OSC) / __CCLK_DIV)
|
|
#endif
|
|
#else
|
|
#if ((CLKSRCSEL_Val & 0x03) == 1)
|
|
#define __CORE_CLK (OSC_CLK / __CCLK_DIV)
|
|
#elif ((CLKSRCSEL_Val & 0x03) == 2)
|
|
#define __CORE_CLK (RTC_CLK / __CCLK_DIV)
|
|
#else
|
|
#define __CORE_CLK (IRC_OSC / __CCLK_DIV)
|
|
#endif
|
|
#endif
|
|
|
|
/**
|
|
* @}
|
|
*/
|
|
|
|
|
|
/** @addtogroup LPC17xx_System_Public_Variables LPC17xx System Public Variables
|
|
@{
|
|
*/
|
|
/*----------------------------------------------------------------------------
|
|
Clock Variable definitions
|
|
*----------------------------------------------------------------------------*/
|
|
uint32_t SystemCoreClock = __CORE_CLK;/*!< System Clock Frequency (Core Clock)*/
|
|
|
|
/**
|
|
* @}
|
|
*/
|
|
|
|
|
|
/** @addtogroup LPC17xx_System_Public_Functions LPC17xx System Public Functions
|
|
@{
|
|
*/
|
|
|
|
/**
|
|
* Update SystemCoreClock variable
|
|
*
|
|
* @param none
|
|
* @return none
|
|
*
|
|
* @brief Updates the SystemCoreClock with current core Clock
|
|
* retrieved from cpu registers.
|
|
*/
|
|
|
|
void SystemCoreClockUpdate (void) /* Get Core Clock Frequency */
|
|
{
|
|
/* Determine clock frequency according to clock register values */
|
|
if (((LPC_SC->PLL0STAT >> 24) & 3) == 3) { /* If PLL0 enabled and connected */
|
|
switch (LPC_SC->CLKSRCSEL & 0x03) {
|
|
case 0: /* Int. RC oscillator => PLL0 */
|
|
case 3: /* Reserved, default to Int. RC */
|
|
SystemCoreClock = (IRC_OSC *
|
|
((2ULL * ((LPC_SC->PLL0STAT & 0x7FFF) + 1))) /
|
|
(((LPC_SC->PLL0STAT >> 16) & 0xFF) + 1) /
|
|
((LPC_SC->CCLKCFG & 0xFF)+ 1));
|
|
break;
|
|
case 1: /* Main oscillator => PLL0 */
|
|
SystemCoreClock = (OSC_CLK *
|
|
((2ULL * ((LPC_SC->PLL0STAT & 0x7FFF) + 1))) /
|
|
(((LPC_SC->PLL0STAT >> 16) & 0xFF) + 1) /
|
|
((LPC_SC->CCLKCFG & 0xFF)+ 1));
|
|
break;
|
|
case 2: /* RTC oscillator => PLL0 */
|
|
SystemCoreClock = (RTC_CLK *
|
|
((2ULL * ((LPC_SC->PLL0STAT & 0x7FFF) + 1))) /
|
|
(((LPC_SC->PLL0STAT >> 16) & 0xFF) + 1) /
|
|
((LPC_SC->CCLKCFG & 0xFF)+ 1));
|
|
break;
|
|
}
|
|
} else {
|
|
switch (LPC_SC->CLKSRCSEL & 0x03) {
|
|
case 0: /* Int. RC oscillator => PLL0 */
|
|
case 3: /* Reserved, default to Int. RC */
|
|
SystemCoreClock = IRC_OSC / ((LPC_SC->CCLKCFG & 0xFF)+ 1);
|
|
break;
|
|
case 1: /* Main oscillator => PLL0 */
|
|
SystemCoreClock = OSC_CLK / ((LPC_SC->CCLKCFG & 0xFF)+ 1);
|
|
break;
|
|
case 2: /* RTC oscillator => PLL0 */
|
|
SystemCoreClock = RTC_CLK / ((LPC_SC->CCLKCFG & 0xFF)+ 1);
|
|
break;
|
|
}
|
|
}
|
|
}
|
|
|
|
// detect 17x[4-8] (100MHz) or 17x9 (120MHz)
|
|
int isLPC1769() {
|
|
#define IAP_LOCATION 0x1FFF1FF1
|
|
uint32_t command[1];
|
|
uint32_t result[5];
|
|
typedef void (*IAP)(uint32_t*, uint32_t*);
|
|
IAP iap = (IAP) IAP_LOCATION;
|
|
|
|
command[0] = 54;
|
|
iap(command, result);
|
|
|
|
return result[1] & 0x00100000;
|
|
}
|
|
|
|
/**
|
|
* Initialize the system
|
|
*
|
|
* @param none
|
|
* @return none
|
|
*
|
|
* @brief Setup the microcontroller system.
|
|
* Initialize the System.
|
|
*/
|
|
void SystemInit (void)
|
|
{
|
|
#if (CLOCK_SETUP) /* Clock Setup */
|
|
LPC_SC->SCS = SCS_Val;
|
|
if (LPC_SC->SCS & (1 << 5)) { /* If Main Oscillator is enabled */
|
|
while ((LPC_SC->SCS & (1<<6)) == 0);/* Wait for Oscillator to be ready */
|
|
}
|
|
|
|
/* Periphral clock must be selected before PLL0 enabling and connecting
|
|
* - according errata.lpc1768-16.March.2010 -
|
|
*/
|
|
LPC_SC->PCLKSEL0 = PCLKSEL0_Val; /* Peripheral Clock Selection */
|
|
LPC_SC->PCLKSEL1 = PCLKSEL1_Val;
|
|
|
|
/*
|
|
* PLL0 MUST be 275 - 550MHz
|
|
*
|
|
* PLL0 = Fin * M * 2 / N
|
|
*
|
|
* Fcpu = PLL0 / D
|
|
*
|
|
* PLL0CFG = (M - 1) + ((N - 1) << 16)
|
|
* CCLKCFG = D - 1
|
|
*
|
|
* Common combinations (assuming 12MHz crystal):
|
|
*
|
|
* | Fcpu |--| Fin | M | N | PLL0 | D | PLL0CFG | CCLKCFG |
|
|
* 96MHz :2* 12MHz * 12 / 1 = 288MHz / 3 0x0000B 0x2
|
|
* 100MHz :2* 12MHz * 25 / 2 = 300MHz / 3 0x10018 0x2
|
|
* 120MHz :2* 12MHz * 15 / 1 = 360MHz / 3 0x0000E 0x2
|
|
*
|
|
*/
|
|
|
|
LPC_SC->CLKSRCSEL = CLKSRCSEL_Val; /* Select Clock Source for PLL0 */
|
|
|
|
LPC_SC->CCLKCFG = 0x00000002; /* Setup CPU Clock Divider */
|
|
|
|
if(isLPC1769()) {
|
|
LPC_SC->PLL0CFG = 0x0000000E; /* configure PLL0 */
|
|
LPC_SC->PLL0FEED = 0xAA;
|
|
LPC_SC->PLL0FEED = 0x55;
|
|
} else {
|
|
LPC_SC->PLL0CFG = 0x00010018; // 100MHz
|
|
LPC_SC->PLL0FEED = 0xAA;
|
|
LPC_SC->PLL0FEED = 0x55;
|
|
}
|
|
|
|
LPC_SC->PLL0CON = 0x01; /* PLL0 Enable */
|
|
LPC_SC->PLL0FEED = 0xAA;
|
|
LPC_SC->PLL0FEED = 0x55;
|
|
while (!(LPC_SC->PLL0STAT & (1<<26)));/* Wait for PLOCK0 */
|
|
|
|
LPC_SC->PLL0CON = 0x03; /* PLL0 Enable & Connect */
|
|
LPC_SC->PLL0FEED = 0xAA;
|
|
LPC_SC->PLL0FEED = 0x55;
|
|
while (!(LPC_SC->PLL0STAT & ((1<<25) | (1<<24))));/* Wait for PLLC0_STAT & PLLE0_STAT */
|
|
|
|
/*
|
|
* USBCLK = Fin * M, where M is (1..32)
|
|
*
|
|
* we need a USBCLK of 48MHz, so given a 12MHz crystal, M must be 4
|
|
*
|
|
* PLL1 = USBCLK * 2 * P, where P is one of (1, 2, 4, 8)
|
|
*
|
|
* PLL1 MUST be 156 to 320MHz.
|
|
* P=2 gives 192MHz, the only valid value within range
|
|
*
|
|
* PLL1CFG = (log2(P) << 5) + (M - 1)
|
|
* = (1 << 5) + 3
|
|
* = 0x23 for a 12MHz crystal
|
|
*/
|
|
LPC_SC->PLL1CFG = 0x00000023;
|
|
LPC_SC->PLL1FEED = 0xAA;
|
|
LPC_SC->PLL1FEED = 0x55;
|
|
|
|
LPC_SC->PLL1CON = 0x01; /* PLL1 Enable */
|
|
LPC_SC->PLL1FEED = 0xAA;
|
|
LPC_SC->PLL1FEED = 0x55;
|
|
while (!(LPC_SC->PLL1STAT & (1<<10)));/* Wait for PLOCK1 */
|
|
|
|
LPC_SC->PLL1CON = 0x03; /* PLL1 Enable & Connect */
|
|
LPC_SC->PLL1FEED = 0xAA;
|
|
LPC_SC->PLL1FEED = 0x55;
|
|
while (!(LPC_SC->PLL1STAT & ((1<< 9) | (1<< 8))));/* Wait for PLLC1_STAT & PLLE1_STAT */
|
|
|
|
// this sets up {global uint32 SystemCoreClock} with the new speed
|
|
SystemCoreClockUpdate();
|
|
|
|
LPC_SC->PCONP = PCONP_Val; /* Power Control for Peripherals */
|
|
|
|
LPC_SC->CLKOUTCFG = CLKOUTCFG_Val; /* Clock Output Configuration */
|
|
#endif
|
|
|
|
#if (FLASH_SETUP == 1) /* Flash Accelerator Setup */
|
|
LPC_SC->FLASHCFG = (LPC_SC->FLASHCFG & ~0x0000F000) | FLASHCFG_Val;
|
|
#endif
|
|
|
|
}
|
|
|
|
/**
|
|
* @}
|
|
*/
|
|
|
|
/**
|
|
* @}
|
|
*/
|